In Part 1, we reviewed the process of designing a modern hardware emulation platform. Here, we’ll look at the skills and training that are necessary to become a simulation expert and an emulation ...
Electronic system level (ESL) synthesis has a big impact in design. It may have an even bigger impact on the choice of environments for verification and validation. Software simulation remains the ...
This paper describes the process and tools used in the verification of a family of Secure Digital (SD) IP cores. The verification process described included SystemC verification, RTL simulation and ...
R>epresenting a multifunction verification platform that provides both simulation acceleration and in-circuit emulation capabilities, the Palladium ASIC design verification system dramatically ...
Experts at the table, part 1: What’s driving the changes, who’s using it now and for what, and can emulation become a $1 billion market? Semiconductor Engineering sat down to discuss the changing ...
ALAMEDA, CA--(Marketwire -08/15/12)- Verific Design Automation today announced it licensed its industry-standard, IEEE-compliant SystemVerilog and VHDL platform to Aldec, Inc., a global leader in ...
Many people are predicting that assertions will be the next big breakthrough to enable engineers to continue to design and verify larger and more complex designs. Assertion-based methodologies bring ...
In this article, we will discuss how to maximize the value from the use of emulation systems on SoC development projects. What has changed in emulation usage models For many years, the principal ...
Semiconductor Engineering sat down to discuss the changing emulation landscape with Jim Kenney, director of marketing for emulation at Mentor Graphics; Tom Borgstrom, director of the verification ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results